Regviz

Espressif Systems /ESP32-S3 /RMT /TX_SIM

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as TX_SIM

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-S3/RMT/TX_SIM#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (CH0)CH0 0 (CH1)CH1 0 (CH2)CH2 0 (CH3)CH3 0 (EN)EN

Description

RMT TX synchronous register

Fields

CH0

Set this bit to enable CHANNEL0 to start sending data synchronously with other enabled channels.
CH1

Set this bit to enable CHANNEL1 to start sending data synchronously with other enabled channels.
CH2

Set this bit to enable CHANNEL2 to start sending data synchronously with other enabled channels.
CH3

Set this bit to enable CHANNEL3 to start sending data synchronously with other enabled channels.
EN

This register is used to enable multiple of channels to start sending data synchronously.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data